Chip Industry Technical Paper Roundup: August 15
source link: https://semiengineering.com/chip-industry-technical-paper-roundup-august-15/
Go to the source link to view the article. You can view the picture content, updated content and better typesetting reading experience. If the link is broken, please click the button below to view the snapshot at that time.
Chip Industry Technical Paper Roundup: August 15
Chiplet integration; RISC-V memory safety; chip industry workforce aid; power leakage attack; search tool for hybrid-device IMC architectures for DNNs; e-graph verification assistant; chiplet-based FHE accelerator; vertical 2D channels enabling fast Li-ion migration; Si-photonic neural networks.
New technical papers added to Semiconductor Engineering’s library this week.
| Technical Paper | Research Organizations |
|---|---|
| From Talent Shortage to Workforce Excellence in the CHIPS Act Era: Harnessing Industry 4.0 Paradigms for a Sustainable Future in Domestic Chip Production | University of Florida Gainesville, ZEISS Microscopy, and US Partnership for Assured Electronics (USPAE) |
| RV-CURE: A RISC-V Capability Architecture for Full Memory Safety | Georgia Tech and Arm Research |
| Floorplet: Performance-aware Floorplan Framework for Chiplet Integration | Chinese University of Hong Kong and University of California Berkeley |
| Analysis of Optical Loss and Crosstalk Noise in MZI-based Coherent Photonic Neural Networks | Colorado State University (Fort Collins), NVIDIA, and Arizona State University |
| Collide+Power: Leaking Inaccessible Data with Software-based Power Side Channels | Graz University of Technology and CISPA Helmholtz Center for Information Security |
| HyDe: A Hybrid PCM/FeFET/SRAM Device-search for Optimizing Area and Energy-efficiencies in Analog IMC Platforms | Yale University |
| Datapath Verification via Word-Level E-Graph Rewriting | Intel Corporation and Imperial College London |
| REED: Chiplet-Based Scalable Hardware Accelerator for Fully Homomorphic Encryption | Graz University of Technology, Samsung Advanced Institute of Technology |
| Li iontronics in single-crystalline T-Nb2O5 thin films with vertical ionic transport channels | Max Planck Institute of Microstructure Physics, University of Cambridge, University of Pennsylvania, Gumi Electronics and Information Technology Research Institute, Northwestern University, and ALBA Synchrotron Light Source |
More Reading
Technical Paper Library home
Leave a Reply Cancel reply
Comment *
Name*
(Note: This name will be displayed publicly)
Email*
(This will not be displayed publicly)
Recommend
-
7
Chip Industry’s Technical Paper Roundup: Oct 18 RISC-V virtual prototype; on-device training under 256KB memory; HW security in design; compute-in-memory ferroelectric; sub-5nm nanowires arrays; FPGA ov...
-
9
Chip Industry’s Technical Paper Roundup: Oct 25 Core & cache hierarchy for M3D; In-DRAM PIM; RF transceivers piracy; semiconductor defects; nonvolatile electrochemical RAM under short circuit; electrota...
-
12
Chip Industry’s Technical Paper Roundup: Nov. 1 Racetrack memory; bottoms up-arranging nanoscale particles on a silicon chip; side-channel vulnerabilities; area-selective deposition on nm scale patterns...
-
4
Chip Industry’s Technical Paper Roundup: Nov. 29 Carbon nanotube transistors; XDA Of flip-chip packaged FinFET devices; analog low-dropout voltage regulators; variations in silicon photonic circuits; EV...
-
3
Industry Research Chip Industry’s Technical Paper Roundup: Dec. 5...
-
7
Chip Industry’s Technical Paper Roundup: Jan 3 Area-efficient RISC-V decoupled vector coprocessor for HPC; rowhammer mitigation; HW accelerator; epitaxial graphene platform; power electronics; MTJ for s...
-
8
Chip Industry’s Technical Paper Roundup: Jan. 17 Hardware trojans at four process technologies; eFPGAs; RISC-V based DNN accelerator; in-DRAM processing; quantum interconnects; directly printing electro...
-
4
Chip Industry’s Technical Paper Roundup: Feb. 14 Connecting quantum chips; HW trojans post-layout design RISC-V; thermal contact resistance; ferroelectric 5nm; emulating racetrack memories on FPGA; SAT-...
-
4
Industry Research Chip Industry’s Technical Paper Roundup: August 1...
-
4
Chip Industry’s Technical Paper Roundup: August 22 Graphene-based memristive neuromorphic devices; HW-SW confidentiality verification; chiplet-based FHE accelerator; p-type 2D transistor arrays; phased...
About Joyk
Aggregate valuable and interesting links.
Joyk means Joy of geeK